Freescale Semiconductor /MK81F25615 /AXBS /CRS1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CRS1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (000)PARK0 (00)PCTL 0 (00)ARB0 (0)HLP 0 (0)RO

HLP=0, RO=0, PARK=000, ARB=00, PCTL=00

Description

Control Register

Fields

PARK

Park

0 (000): Park on master port M0

1 (001): Park on master port M1

2 (010): Park on master port M2

3 (011): Park on master port M3

4 (100): Park on master port M4

5 (101): Park on master port M5

6 (110): Park on master port M6

7 (111): Park on master port M7

PCTL

Parking Control

0 (00): When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field

1 (01): When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port

2 (10): When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state

ARB

Arbitration Mode

0 (00): Fixed priority

1 (01): Round-robin, or rotating, priority

HLP

Halt Low Priority

0 (0): The low power mode request has the highest priority for arbitration on this slave port

1 (1): The low power mode request has the lowest initial priority for arbitration on this slave port

RO

Read Only

0 (0): The slave port’s registers are writeable

1 (1): The slave port’s registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response.

Links

() ()